summaryrefslogtreecommitdiffstats
path: root/src/intel/tools
diff options
context:
space:
mode:
authorKenneth Graunke <[email protected]>2017-11-10 15:36:22 -0800
committerKenneth Graunke <[email protected]>2017-11-12 00:16:40 -0800
commit9a0465b3a3a1a6e8beda7a59506c2e1a1aae776f (patch)
tree035d1afc5e2450b19708f4e78b9efeb7cb5ecb41 /src/intel/tools
parentb99fb1a04dbec34e43525615d99b683271241ffe (diff)
intel/tools: Fix detection of enabled shader stages.
We renamed "Function Enable" to "Enable", which broke our detection of whether shaders are enabled or not. So, we'd see a bunch of HS/DS packets with program offsets of 0, and think that was a valid TCS/TES. Fixes: c032cae9ff77e (genxml: Rename "Function Enable" to "Enable".) Reviewed-by: Lionel Landwerlin <[email protected]>
Diffstat (limited to 'src/intel/tools')
-rw-r--r--src/intel/tools/aubinator_error_decode.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/intel/tools/aubinator_error_decode.c b/src/intel/tools/aubinator_error_decode.c
index 4035723b87d..2322bac8391 100644
--- a/src/intel/tools/aubinator_error_decode.c
+++ b/src/intel/tools/aubinator_error_decode.c
@@ -367,7 +367,7 @@ static void decode(struct gen_spec *spec,
is_simd8 = strcmp(iter.value, "true") == 0;
} else if (strcmp(iter.name, "Dispatch Enable") == 0) {
is_simd8 = strcmp(iter.value, "SIMD8") == 0;
- } else if (strcmp(iter.name, "Function Enable") == 0) {
+ } else if (strcmp(iter.name, "Enable") == 0) {
is_enabled = strcmp(iter.value, "true") == 0;
}
}