summaryrefslogtreecommitdiffstats
path: root/src/intel/tools/tests/gen7/shr.asm
diff options
context:
space:
mode:
authorSagar Ghuge <[email protected]>2019-03-22 19:13:54 -0700
committerMatt Turner <[email protected]>2019-05-07 14:33:48 -0700
commit4e828bb48abf12d43c2b4a373b4b2125c90ea152 (patch)
tree71d021ec2939a0d9dcdb78a35ff3419ecfb8f78c /src/intel/tools/tests/gen7/shr.asm
parent1fb5ce0a11ccb8a0f8d41d0499f8a16b1dfef379 (diff)
intel/tools: Add unit tests for assembler
v1: Pass executable object from meson to test(Dylan Baker) v2: Ignore generated output files from git status(Matt Turner) Signed-off-by: Sagar Ghuge <[email protected]> Reviewed-by: Matt Turner <[email protected]> Reviewed-by: Dylan Baker <[email protected]>
Diffstat (limited to 'src/intel/tools/tests/gen7/shr.asm')
-rw-r--r--src/intel/tools/tests/gen7/shr.asm8
1 files changed, 8 insertions, 0 deletions
diff --git a/src/intel/tools/tests/gen7/shr.asm b/src/intel/tools/tests/gen7/shr.asm
new file mode 100644
index 00000000000..3c6e23d17a9
--- /dev/null
+++ b/src/intel/tools/tests/gen7/shr.asm
@@ -0,0 +1,8 @@
+shr(1) g11<1>UD g11<0,1,0>UD 0x0000000fUD { align1 1N };
+shr(8) g13<1>.xUD g5.4<0>.zUD g5.4<0>.wUD { align16 1Q };
+shr(8) g13<1>UD g12<8,8,1>UD 0x00000001UD { align1 1Q };
+shr(16) g27<1>UD g25<8,8,1>UD 0x00000001UD { align1 1H };
+shr(8) g35<1>UD g31<8,8,1>UD g5.5<0,1,0>UD { align1 1Q };
+shr(16) g23<1>UD g56<8,8,1>UD g7.5<0,1,0>UD { align1 1H };
+shr(1) g9<1>UD g9<0,1,0>UD 5D { align1 WE_all 1N };
+shr(8) g54<1>.xUD g55<4>.xUD 0x00000005UD { align16 1Q };