summaryrefslogtreecommitdiffstats
path: root/src/intel/tools/tests/gen7.5/shr.expected
diff options
context:
space:
mode:
authorSagar Ghuge <[email protected]>2019-03-22 19:13:54 -0700
committerMatt Turner <[email protected]>2019-05-07 14:33:48 -0700
commit4e828bb48abf12d43c2b4a373b4b2125c90ea152 (patch)
tree71d021ec2939a0d9dcdb78a35ff3419ecfb8f78c /src/intel/tools/tests/gen7.5/shr.expected
parent1fb5ce0a11ccb8a0f8d41d0499f8a16b1dfef379 (diff)
intel/tools: Add unit tests for assembler
v1: Pass executable object from meson to test(Dylan Baker) v2: Ignore generated output files from git status(Matt Turner) Signed-off-by: Sagar Ghuge <[email protected]> Reviewed-by: Matt Turner <[email protected]> Reviewed-by: Dylan Baker <[email protected]>
Diffstat (limited to 'src/intel/tools/tests/gen7.5/shr.expected')
-rw-r--r--src/intel/tools/tests/gen7.5/shr.expected11
1 files changed, 11 insertions, 0 deletions
diff --git a/src/intel/tools/tests/gen7.5/shr.expected b/src/intel/tools/tests/gen7.5/shr.expected
new file mode 100644
index 00000000000..96d7dd5e74e
--- /dev/null
+++ b/src/intel/tools/tests/gen7.5/shr.expected
@@ -0,0 +1,11 @@
+08 00 00 00 21 0c 60 21 60 01 00 00 10 00 00 00
+08 00 60 00 21 0c 80 22 60 02 8d 00 01 00 00 00
+08 00 80 00 21 0c 00 2b c0 0a 8d 00 01 00 00 00
+08 01 60 00 21 04 47 21 24 00 0a 00 34 00 0a 00
+08 00 60 00 21 04 60 20 40 00 00 00 48 00 00 00
+08 00 80 00 21 04 60 20 40 00 00 00 48 00 00 00
+08 09 60 00 21 0c 82 20 20 00 00 00 10 00 00 00
+08 02 00 00 21 1c a0 23 a0 03 00 00 05 00 00 00
+08 01 60 00 21 0c 01 21 e0 00 60 00 01 00 00 00
+08 00 60 00 29 24 60 42 a0 00 8d 00 80 00 8d 00
+08 10 60 00 29 24 e0 42 00 02 8d 00 b0 01 8d 00