summaryrefslogtreecommitdiffstats
path: root/src/intel/tools/intel_aub.h
diff options
context:
space:
mode:
authorScott D Phillips <[email protected]>2018-03-30 12:56:25 -0700
committerLionel Landwerlin <[email protected]>2018-07-05 11:57:45 +0100
commit0f53948c59bcf482867f9a9fd14b0987ac009688 (patch)
tree8a6d817a5ba16b8889cd1c9b43a3ade8c6509917 /src/intel/tools/intel_aub.h
parent6e37b949d504bf1d855383e7cd5258f5d9a8e506 (diff)
intel: tools: dump-gpu: dump 48-bit addresses
For gen8+, write out PPGTT tables in aub files so that full 48-bit addresses can be serialized. v2: Fix handling of `end` index in map_ppgtt v3: Correctly mark GGTT entry as present (Rafael) Signed-off-by: Scott D Phillips <[email protected]> Signed-off-by: Lionel Landwerlin <[email protected]> Reviewed-by: Rafael Antognolli <[email protected]>
Diffstat (limited to 'src/intel/tools/intel_aub.h')
-rw-r--r--src/intel/tools/intel_aub.h3
1 files changed, 2 insertions, 1 deletions
diff --git a/src/intel/tools/intel_aub.h b/src/intel/tools/intel_aub.h
index 9ca548edaf3..2888515048f 100644
--- a/src/intel/tools/intel_aub.h
+++ b/src/intel/tools/intel_aub.h
@@ -117,7 +117,8 @@
/* DW3 */
#define AUB_MEM_TRACE_MEMORY_ADDRESS_SPACE_MASK 0xf0000000
-#define AUB_MEM_TRACE_MEMORY_ADDRESS_SPACE_LOCAL (1 << 28)
+#define AUB_MEM_TRACE_MEMORY_ADDRESS_SPACE_GGTT (0 << 28)
+#define AUB_MEM_TRACE_MEMORY_ADDRESS_SPACE_PHYSICAL (2 << 28)
#define AUB_MEM_TRACE_MEMORY_ADDRESS_SPACE_GGTT_ENTRY (4 << 28)
/**