summaryrefslogtreecommitdiffstats
path: root/src/intel/isl
diff options
context:
space:
mode:
authorJordan Justen <[email protected]>2017-08-16 16:45:47 -0700
committerJordan Justen <[email protected]>2019-10-17 14:47:22 -0700
commitd2a490d1d9bdb4de211215fe132e29ea5993ac47 (patch)
tree4cf14843c66009c00430c89996f49b8ba20785c1 /src/intel/isl
parent6c9f9a82d784701c9508fafa56182642cbfa544e (diff)
intel/genxml,isl: Add gen12 depth buffer changes
Reworks: * Fix 3DSTATE_DEPTH_BUFFER "Surface Format" end in xml (Jason) * Remove WM_HZ_OP changes (Nanley) Signed-off-by: Jordan Justen <[email protected]> Reviewed-by: Nanley Chery <[email protected]>
Diffstat (limited to 'src/intel/isl')
-rw-r--r--src/intel/isl/isl_emit_depth_stencil.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/intel/isl/isl_emit_depth_stencil.c b/src/intel/isl/isl_emit_depth_stencil.c
index d2dec3761e5..66a5fe1b979 100644
--- a/src/intel/isl/isl_emit_depth_stencil.c
+++ b/src/intel/isl/isl_emit_depth_stencil.c
@@ -130,7 +130,7 @@ isl_genX(emit_depth_stencil_hiz_s)(const struct isl_device *dev, void *batch,
#endif
if (info->stencil_surf) {
-#if GEN_GEN >= 7
+#if GEN_GEN >= 7 && GEN_GEN < 12
db.StencilWriteEnable = true;
#endif
#if GEN_GEN >= 8 || GEN_IS_HASWELL