summaryrefslogtreecommitdiffstats
path: root/src/intel/isl
diff options
context:
space:
mode:
authorAnuj Phogat <[email protected]>2017-07-20 15:59:49 -0700
committerAnuj Phogat <[email protected]>2018-02-15 16:14:55 -0800
commitbff24e2173543a0329347ad95be86c1db60f2f0e (patch)
treea68ed1360532c436864f335f61a38a1561138ec1 /src/intel/isl
parent0427bd4954acfd99c3b00b8a0993ca3c9e816d47 (diff)
intel/isl/icl: Build and use gen11 surface state emit functions
Signed-off-by: Anuj Phogat <[email protected]> Reviewed-by: Kenneth Graunke <[email protected]> Reviewed-by: Emil Velikov <[email protected]> Reviewed-by: Dylan Baker <[email protected]>
Diffstat (limited to 'src/intel/isl')
-rw-r--r--src/intel/isl/isl.c3
-rw-r--r--src/intel/isl/isl_priv.h3
-rw-r--r--src/intel/isl/meson.build2
3 files changed, 7 insertions, 1 deletions
diff --git a/src/intel/isl/isl.c b/src/intel/isl/isl.c
index f70ac22aac5..4dce0596d23 100644
--- a/src/intel/isl/isl.c
+++ b/src/intel/isl/isl.c
@@ -1778,6 +1778,9 @@ isl_surf_get_ccs_surf(const struct isl_device *dev,
case 10: \
isl_gen10_##func(__VA_ARGS__); \
break; \
+ case 11: \
+ isl_gen11_##func(__VA_ARGS__); \
+ break; \
default: \
assert(!"Unknown hardware generation"); \
}
diff --git a/src/intel/isl/isl_priv.h b/src/intel/isl/isl_priv.h
index 2122e7cb75f..b86167bb3af 100644
--- a/src/intel/isl/isl_priv.h
+++ b/src/intel/isl/isl_priv.h
@@ -190,6 +190,9 @@ isl_extent3d_el_to_sa(enum isl_format fmt, struct isl_extent3d extent_el)
# define genX(x) gen10_##x
# include "isl_genX_priv.h"
# undef genX
+# define genX(x) gen11_##x
+# include "isl_genX_priv.h"
+# undef genX
#endif
#endif /* ISL_PRIV_H */
diff --git a/src/intel/isl/meson.build b/src/intel/isl/meson.build
index 0838c32af32..36b8b8ffa20 100644
--- a/src/intel/isl/meson.build
+++ b/src/intel/isl/meson.build
@@ -51,7 +51,7 @@ isl_gen9_files = files(
isl_gen_libs = []
foreach g : [['40', isl_gen4_files], ['50', []], ['60', isl_gen6_files],
['70', isl_gen7_files], ['75', []], ['80', isl_gen8_files],
- ['90', isl_gen9_files], ['100', []]]
+ ['90', isl_gen9_files], ['100', []], ['110', []]]
_gen = g[0]
isl_gen_libs += static_library(
'libisl_gen@0@'.format(_gen),