summaryrefslogtreecommitdiffstats
path: root/src/intel/isl/isl_gen9.c
diff options
context:
space:
mode:
authorJason Ekstrand <[email protected]>2016-08-23 21:46:58 -0700
committerJason Ekstrand <[email protected]>2016-08-25 14:11:15 -0700
commit8bdf605214874804369a879ca7d2f2de01e2af09 (patch)
treebe65e9547495cd7318ce001a0aa745b9fcca5e4b /src/intel/isl/isl_gen9.c
parentcda1a5dc0e1b7660d25513261358c92d7b36940c (diff)
intel/isl/gen9: Only use the magic 1D alignment for GEN9_1D surfaces
If the surface has a layout of GEN4_2D then we need to compute a normal 2D alignment and not use the magic linewar 1D alignment. Signed-off-by: Jason Ekstrand <[email protected]> Reviewed-by: Topi Pohjolainen <[email protected]> Reviewed-by: Chad Versace <[email protected]>
Diffstat (limited to 'src/intel/isl/isl_gen9.c')
-rw-r--r--src/intel/isl/isl_gen9.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/intel/isl/isl_gen9.c b/src/intel/isl/isl_gen9.c
index cbbbba66272..da8c7491290 100644
--- a/src/intel/isl/isl_gen9.c
+++ b/src/intel/isl/isl_gen9.c
@@ -174,7 +174,7 @@ gen9_choose_image_alignment_el(const struct isl_device *dev,
return;
}
- if (info->dim == ISL_SURF_DIM_1D) {
+ if (dim_layout == ISL_DIM_LAYOUT_GEN9_1D) {
/* See the Skylake BSpec > Memory Views > Common Surface Formats > Surface
* Layout and Tiling > 1D Surfaces > 1D Alignment Requirements.
*/