summaryrefslogtreecommitdiffstats
path: root/src/intel/isl/isl_gen6.h
diff options
context:
space:
mode:
authorLeo Liu <[email protected]>2018-04-27 08:32:41 -0400
committerLeo Liu <[email protected]>2018-04-30 11:55:36 -0400
commit1c5f4f4e17f74d823d9e38c678e40e9f49e2c053 (patch)
tree45e7ecfaef87104c4bcd548770f6029c36f49998 /src/intel/isl/isl_gen6.h
parent4d449c94e450c33d7b2b09c1c263322042503893 (diff)
st/omx/enc: fix blit setup for YUV LoadImage
The blit here involves scaling since it's copying from I8 format to R8G8 format. Half of source will be filtered out with PIPE_TEX_FILTER_NEAREST instruction, it looks that GPU always uses the second half as source. Currently we use "1" as the start point of x for R, then causing 1 source pixel of U component shift to right. So "-1" should be the start point for U component. Cc: 18.0 18.1 <[email protected]> Reviewed-by: Marek Olšák <[email protected]>
Diffstat (limited to 'src/intel/isl/isl_gen6.h')
0 files changed, 0 insertions, 0 deletions