aboutsummaryrefslogtreecommitdiffstats
path: root/src/intel/genxml
diff options
context:
space:
mode:
authorKristian H. Kristensen <[email protected]>2020-01-09 09:37:35 -0800
committerKristian H. Kristensen <[email protected]>2020-01-09 16:03:25 -0800
commitf9d35ea55b1e4822a04928bb007f6a339f3d9a20 (patch)
treee449df91db8cd6adf1c8497997e02e73bb06b0a4 /src/intel/genxml
parent85eed5def3056d522971820e2ec3a0a0fd622ff5 (diff)
ir3: Set up full/half register conflicts correctly
Setting up transitive conflicts between a full register and its two half registers (eg r0.x and hr0.x and hr0.y) will make the half registers conflict. They don't actually conflict and this prevents us from using both at the same time. Add and use a new ra helper that sets up transitive conflicts between a register and its subregisters, except it carefully avoids the subregister conflict. Signed-off-by: Kristian H. Kristensen <[email protected]> Reviewed-by: Rob Clark <[email protected]>
Diffstat (limited to 'src/intel/genxml')
0 files changed, 0 insertions, 0 deletions