aboutsummaryrefslogtreecommitdiffstats
path: root/src/intel/compiler
diff options
context:
space:
mode:
authorLionel Landwerlin <[email protected]>2017-07-13 16:23:48 +0100
committerLionel Landwerlin <[email protected]>2017-07-13 22:50:38 +0100
commit95c917668ca887432b8a7a299555c6c2ca449e04 (patch)
treef15a0b18af7a88c8770282878a8fa28c29628835 /src/intel/compiler
parentfd8e8fdbfeb9594946727909a4fb3956733fc3db (diff)
intel/compiler: don't check unsigned is >= 0
CID: 1224468 Signed-off-by: Lionel Landwerlin <[email protected]> Reviewed-by: Anuj Phogat <[email protected]>
Diffstat (limited to 'src/intel/compiler')
-rw-r--r--src/intel/compiler/brw_vec4_gs_visitor.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/intel/compiler/brw_vec4_gs_visitor.cpp b/src/intel/compiler/brw_vec4_gs_visitor.cpp
index f763f482365..ca59927cd3a 100644
--- a/src/intel/compiler/brw_vec4_gs_visitor.cpp
+++ b/src/intel/compiler/brw_vec4_gs_visitor.cpp
@@ -422,7 +422,7 @@ vec4_gs_visitor::set_stream_control_data_bits(unsigned stream_id)
assert(c->control_data_bits_per_vertex == 2);
/* Must be a valid stream */
- assert(stream_id >= 0 && stream_id < MAX_VERTEX_STREAMS);
+ assert(stream_id < MAX_VERTEX_STREAMS);
/* Control data bits are initialized to 0 so we don't have to set any
* bits when sending vertices to stream 0.