summaryrefslogtreecommitdiffstats
path: root/src/intel/compiler/brw_vec4_tcs.cpp
diff options
context:
space:
mode:
authorJason Ekstrand <[email protected]>2018-05-17 08:46:03 -0700
committerJason Ekstrand <[email protected]>2018-06-28 13:19:38 -0700
commita14fb0184a0c9a5ef175bacee6e5658348ddf321 (patch)
tree20f3ed5dff49898cc4f4c8a06e7f93d7d6aa8db4 /src/intel/compiler/brw_vec4_tcs.cpp
parentdda31a7bbcd1a889e3a4098b0bdd8464e0c9d97b (diff)
intel/fs: Set up FB write message headers in the visitor
Doing instruction header setup in the generator is awful for a number of reasons. For one, we can't schedule the header setup at all. For another, it means lots of implied writes which the instruction scheduler and other passes can't properly read about. The second isn't a huge problem for FB writes since they always happen at the end. We made a similar change to sampler handling in ff4726077d86. Reviewed-by: Matt Turner <[email protected]>
Diffstat (limited to 'src/intel/compiler/brw_vec4_tcs.cpp')
0 files changed, 0 insertions, 0 deletions