summaryrefslogtreecommitdiffstats
path: root/src/intel/compiler/brw_vec4_nir.cpp
diff options
context:
space:
mode:
authorIago Toral Quiroga <[email protected]>2018-04-26 10:26:22 +0200
committerJuan A. Suarez Romero <[email protected]>2019-04-18 11:05:18 +0200
commit4588f4a6048af2ae1b3a2eb33fd23227c1edf593 (patch)
treea38ed00a5811f57b1eafc740a4c6c4abb6f7e7f0 /src/intel/compiler/brw_vec4_nir.cpp
parent114f4e6c29315286d362f339138c2c33d28b7878 (diff)
intel/compiler: handle extended math restrictions for half-float
Extended math with half-float operands is only supported since gen9, but it is limited to SIMD8. In gen8 we lower it to 32-bit. v2: quashed together the following patches (Jason): - intel/compiler: allow extended math functions with HF operands - intel/compiler: lower 16-bit extended math to 32-bit prior to gen9 - intel/compiler: extended Math is limited to SIMD8 on half-float Reviewed-by: Jason Ekstrand <[email protected]> Reviewed-by: Topi Pohjolainen <[email protected]> (allow extended math functions with HF operands, extended Math is limited to SIMD8 on half-float)
Diffstat (limited to 'src/intel/compiler/brw_vec4_nir.cpp')
0 files changed, 0 insertions, 0 deletions