summaryrefslogtreecommitdiffstats
path: root/src/intel/compiler/brw_nir.c
diff options
context:
space:
mode:
authorJason Ekstrand <[email protected]>2017-05-03 16:56:15 -0700
committerJason Ekstrand <[email protected]>2017-05-09 15:07:47 -0700
commit5e832302dcd10ab2d7f50b2f991129d8969273cb (patch)
tree6ef865f2e112d95bf7b52859fb2fdc10d2ef3e0d /src/intel/compiler/brw_nir.c
parent36764b6923620f3e3c5f547b12d1201e1498c9c6 (diff)
i965: Move multiply by 4 for VS ATTR setup into the scalar backend.
The vec4 backend will want to count in units of vec4s, not scalar components. The simplest solution is to move the multiplication by 4 into the scalar backend. This also improves consistency with how we count varyings. Reviewed-by: Alejandro PiƱeiro <[email protected]> Reviewed-by: Kenneth Graunke <[email protected]>
Diffstat (limited to 'src/intel/compiler/brw_nir.c')
-rw-r--r--src/intel/compiler/brw_nir.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/intel/compiler/brw_nir.c b/src/intel/compiler/brw_nir.c
index f5b66121176..2c44d8f1828 100644
--- a/src/intel/compiler/brw_nir.c
+++ b/src/intel/compiler/brw_nir.c
@@ -279,7 +279,7 @@ brw_nir_lower_vs_inputs(nir_shader *nir,
int attr = nir_intrinsic_base(intrin);
int slot = _mesa_bitcount_64(nir->info.inputs_read &
BITFIELD64_MASK(attr));
- nir_intrinsic_set_base(intrin, 4 * slot);
+ nir_intrinsic_set_base(intrin, slot);
}
}
}