summaryrefslogtreecommitdiffstats
path: root/src/intel/compiler/brw_clip.h
diff options
context:
space:
mode:
authorIago Toral Quiroga <[email protected]>2017-12-01 13:46:23 +0100
committerIago Toral Quiroga <[email protected]>2018-02-06 07:49:27 +0100
commit1d20001d9711a7ea06f42292d3ed545d7ca0f50c (patch)
treeb1ac5c33ce199a5695601cb27c5f887992bae87c /src/intel/compiler/brw_clip.h
parent02a6d901eee188492af54e98c92680a607b02bf8 (diff)
i965/nir: do int64 lowering before optimization
Otherwise loop unrolling will fail to see the actual cost of the unrolling operations when the loop body contains 64-bit integer instructions, and very specially when the divmod64 lowering applies, since its lowering is quite expensive. Without this change, some in-development CTS tests for int64 get stuck forever trying to register allocate a shader with over 50K SSA values. The large number of SSA values is the result of NIR first unrolling multiple seemingly simple loops that involve int64 instructions, only to then lower these instructions to produce a massive pile of code (due to the divmod64 lowering in the unrolled instructions). With this change, loop unrolling will see the loops with the int64 code already lowered and will realize that it is too expensive to unroll. v2: Run nir_algebraic first so we can hopefully get rid of some of the int64 instructions before we even attempt to lower them. Reviewed-by: Matt Turner <[email protected]>
Diffstat (limited to 'src/intel/compiler/brw_clip.h')
0 files changed, 0 insertions, 0 deletions