aboutsummaryrefslogtreecommitdiffstats
path: root/src/gallium
diff options
context:
space:
mode:
authorLionel Landwerlin <[email protected]>2019-04-18 11:57:57 +0100
committerLionel Landwerlin <[email protected]>2019-04-18 17:43:08 +0100
commitd1be67db39463b48369cb71979ed18662b2c157e (patch)
treeafe1c0ea5984da12c625bf5e75b57746de5b8cea /src/gallium
parentc2b8fb9a810003791bfa65b3173ccc28bfe14484 (diff)
iris: implement WaEnableStateCacheRedirectToCS
This 3d performance workaround was initially put in the kernel but the media driver requires different settings so the register has been whitelisted in i915 [1] and userspace drivers are left initializing it as they wish. [1] : https://patchwork.freedesktop.org/series/59494/ Signed-off-by: Lionel Landwerlin <[email protected]> Reviewed-by: Anuj Phogat <[email protected]>
Diffstat (limited to 'src/gallium')
-rw-r--r--src/gallium/drivers/iris/iris_state.c7
1 files changed, 7 insertions, 0 deletions
diff --git a/src/gallium/drivers/iris/iris_state.c b/src/gallium/drivers/iris/iris_state.c
index 8d5383598d2..2c85ba3778a 100644
--- a/src/gallium/drivers/iris/iris_state.c
+++ b/src/gallium/drivers/iris/iris_state.c
@@ -721,6 +721,13 @@ iris_init_render_context(struct iris_screen *screen,
}
iris_emit_lri(batch, COMMON_SLICE_CHICKEN3, reg_val);
+ iris_pack_state(GENX(SLICE_COMMON_ECO_CHICKEN1), &reg_val, reg) {
+ reg.StateCacheRedirectToCSSectionEnable = true;
+ reg.StateCacheRedirectToCSSectionEnableMask = true;
+ }
+ iris_emit_lri(batch, SLICE_COMMON_ECO_CHICKEN1, reg_val);
+
+
// XXX: 3D_MODE?
#endif