summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
diff options
context:
space:
mode:
authorMarek Olšák <[email protected]>2018-10-18 14:42:42 -0400
committerMarek Olšák <[email protected]>2018-10-18 14:42:42 -0400
commit6cc79e4411f750471bb35faf8578069a6a2f44d1 (patch)
treef6522acf48b9056f8b9e814314545a3ab1976dc0 /src/gallium/drivers
parentbaa38c144f6ab544bccabff3739631bab33e4cd7 (diff)
radeonsi: fix incorrect hw screen offset and guardband computation
It resulted in assertion failures or incorrect rendering. Broken by: 9e182b8313c5ab952498a76495f57e8420f9e5ad
Diffstat (limited to 'src/gallium/drivers')
-rw-r--r--src/gallium/drivers/radeonsi/si_state_viewport.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/gallium/drivers/radeonsi/si_state_viewport.c b/src/gallium/drivers/radeonsi/si_state_viewport.c
index 587422e50ca..b7fcd5bdb82 100644
--- a/src/gallium/drivers/radeonsi/si_state_viewport.c
+++ b/src/gallium/drivers/radeonsi/si_state_viewport.c
@@ -176,8 +176,8 @@ static void si_emit_guardband(struct si_context *ctx)
/* Determine the optimal hardware screen offset to center the viewport
* within the viewport range in order to maximize the guardband size.
*/
- int hw_screen_offset_x = (vp_as_scissor.maxx - vp_as_scissor.minx) / 2;
- int hw_screen_offset_y = (vp_as_scissor.maxy - vp_as_scissor.miny) / 2;
+ int hw_screen_offset_x = (vp_as_scissor.maxx + vp_as_scissor.minx) / 2;
+ int hw_screen_offset_y = (vp_as_scissor.maxy + vp_as_scissor.miny) / 2;
const unsigned hw_screen_offset_max = 8176;
/* SI-CI need to align the offset to an ubertile consisting of all SEs. */