diff options
author | Nicolai Hähnle <[email protected]> | 2016-10-13 11:19:50 +0200 |
---|---|---|
committer | Nicolai Hähnle <[email protected]> | 2016-10-17 19:08:36 +0200 |
commit | 51f9b38ce80d904b9cd39cb204ff792cac74f9c0 (patch) | |
tree | de7014de242667d3b8722aae690bba96a99918e1 /src/gallium/drivers/radeonsi/si_shader.c | |
parent | e9864f93c619a9e4c7c5c1eb40268e9241341d7d (diff) |
radeonsi: fix indirect loads of 64 bit constants
This fixes GL45-CTS.compute_shader.fp64-case3.
Cc: [email protected]
Reviewed-by: Marek Olšák <[email protected]>
Diffstat (limited to 'src/gallium/drivers/radeonsi/si_shader.c')
-rw-r--r-- | src/gallium/drivers/radeonsi/si_shader.c | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/src/gallium/drivers/radeonsi/si_shader.c b/src/gallium/drivers/radeonsi/si_shader.c index e6edd902c7f..1ae111a0dc1 100644 --- a/src/gallium/drivers/radeonsi/si_shader.c +++ b/src/gallium/drivers/radeonsi/si_shader.c @@ -1914,11 +1914,11 @@ static LLVMValueRef fetch_constant( result = bitcast(bld_base, type, result); else { LLVMValueRef addr2, result2; - addr2 = ctx->radeon_bld.soa.addr[ireg->Index][ireg->Swizzle + 1]; + addr2 = ctx->radeon_bld.soa.addr[ireg->Index][ireg->Swizzle]; addr2 = LLVMBuildLoad(base->gallivm->builder, addr2, "load addr reg2"); addr2 = lp_build_mul_imm(&bld_base->uint_bld, addr2, 16); addr2 = lp_build_add(&bld_base->uint_bld, addr2, - lp_build_const_int32(base->gallivm, idx * 4)); + lp_build_const_int32(base->gallivm, (idx + 1) * 4)); result2 = buffer_load_const(ctx, bufp, addr2); |