summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/radeonsi/evergreen_hw_context.c
diff options
context:
space:
mode:
authorChristian König <[email protected]>2012-07-17 14:52:08 +0200
committerChristian König <[email protected]>2012-07-24 12:29:29 +0200
commit9cbbe0d4e6a7deb01ff580eb3c49763f9f1d94d9 (patch)
treeec5f8f10f89d48faacf683f7947580ae0cc6852e /src/gallium/drivers/radeonsi/evergreen_hw_context.c
parent0a091a48242513e53a99976239405e8cb72d96be (diff)
radeonsi: move clip state to new handling
Signed-off-by: Christian König <[email protected]>
Diffstat (limited to 'src/gallium/drivers/radeonsi/evergreen_hw_context.c')
-rw-r--r--src/gallium/drivers/radeonsi/evergreen_hw_context.c24
1 files changed, 0 insertions, 24 deletions
diff --git a/src/gallium/drivers/radeonsi/evergreen_hw_context.c b/src/gallium/drivers/radeonsi/evergreen_hw_context.c
index 4971a60356a..d68e4b8f61e 100644
--- a/src/gallium/drivers/radeonsi/evergreen_hw_context.c
+++ b/src/gallium/drivers/radeonsi/evergreen_hw_context.c
@@ -115,30 +115,6 @@ static const struct r600_reg si_context_reg_list[] = {
{R_028448_PA_CL_VPORT_YOFFSET_0, 0},
{R_02844C_PA_CL_VPORT_ZSCALE_0, 0},
{R_028450_PA_CL_VPORT_ZOFFSET_0, 0},
- {R_0285BC_PA_CL_UCP_0_X, 0},
- {R_0285C0_PA_CL_UCP_0_Y, 0},
- {R_0285C4_PA_CL_UCP_0_Z, 0},
- {R_0285C8_PA_CL_UCP_0_W, 0},
- {R_0285CC_PA_CL_UCP_1_X, 0},
- {R_0285D0_PA_CL_UCP_1_Y, 0},
- {R_0285D4_PA_CL_UCP_1_Z, 0},
- {R_0285D8_PA_CL_UCP_1_W, 0},
- {R_0285DC_PA_CL_UCP_2_X, 0},
- {R_0285E0_PA_CL_UCP_2_Y, 0},
- {R_0285E4_PA_CL_UCP_2_Z, 0},
- {R_0285E8_PA_CL_UCP_2_W, 0},
- {R_0285EC_PA_CL_UCP_3_X, 0},
- {R_0285F0_PA_CL_UCP_3_Y, 0},
- {R_0285F4_PA_CL_UCP_3_Z, 0},
- {R_0285F8_PA_CL_UCP_3_W, 0},
- {R_0285FC_PA_CL_UCP_4_X, 0},
- {R_028600_PA_CL_UCP_4_Y, 0},
- {R_028604_PA_CL_UCP_4_Z, 0},
- {R_028608_PA_CL_UCP_4_W, 0},
- {R_02860C_PA_CL_UCP_5_X, 0},
- {R_028610_PA_CL_UCP_5_Y, 0},
- {R_028614_PA_CL_UCP_5_Z, 0},
- {R_028618_PA_CL_UCP_5_W, 0},
{R_028644_SPI_PS_INPUT_CNTL_0, 0},
{R_028648_SPI_PS_INPUT_CNTL_1, 0},
{R_02864C_SPI_PS_INPUT_CNTL_2, 0},