summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/iris
diff options
context:
space:
mode:
authorJordan Justen <[email protected]>2019-05-31 15:50:53 -0700
committerKenneth Graunke <[email protected]>2019-10-17 21:22:00 -0700
commit22859a18d5c802cf2d486ecff4eb32e3bf88786d (patch)
tree791f51c82a13200b54331af1c01248fe25bc0043 /src/gallium/drivers/iris
parent48c153e21bb9ba7d0d7b22618a7e33fd72a521cd (diff)
iris/resource: Use isl surface alignment during bo allocation
Reworks: * Change subject from "iris: Align main surface allocation to 64k on gen12+" * Make use of isl surf alignment. (Nanley) Signed-off-by: Jordan Justen <[email protected]> Reviewed-by: Kenneth Graunke <[email protected]>
Diffstat (limited to 'src/gallium/drivers/iris')
-rw-r--r--src/gallium/drivers/iris/iris_resource.c4
1 files changed, 3 insertions, 1 deletions
diff --git a/src/gallium/drivers/iris/iris_resource.c b/src/gallium/drivers/iris/iris_resource.c
index eac329d9ba7..5e532e80100 100644
--- a/src/gallium/drivers/iris/iris_resource.c
+++ b/src/gallium/drivers/iris/iris_resource.c
@@ -823,7 +823,9 @@ iris_resource_create_with_modifiers(struct pipe_screen *pscreen,
bo_size = res->surf.size_B;
}
- res->bo = iris_bo_alloc_tiled(screen->bufmgr, name, bo_size, 4096, memzone,
+ uint32_t alignment = MAX2(4096, res->surf.alignment_B);
+ res->bo = iris_bo_alloc_tiled(screen->bufmgr, name, bo_size, alignment,
+ memzone,
isl_tiling_to_i915_tiling(res->surf.tiling),
res->surf.row_pitch_B, flags);