summaryrefslogtreecommitdiffstats
path: root/src/amd/common/ac_surface.h
diff options
context:
space:
mode:
authorNicolai Hähnle <[email protected]>2018-07-02 18:50:48 +0200
committerMarek Olšák <[email protected]>2019-07-03 15:51:13 -0400
commit1666ee183e2dd0ae78cbec236315ad6328692589 (patch)
tree2390a9a50a316c490de7d56448c62a75088174b3 /src/amd/common/ac_surface.h
parent69c41fb8ff97bf31196a834e3e4086ae8247a9ff (diff)
radeonsi/gfx10: implement hardware MSAA resolve
MSAA is only supported for 64KB_{R,Z}_X modes, so the micro tile optimization that we use on gfx9 and earlier does not work. Be very explicit about how the swizzle mode of the temporary surface is selected. Acked-by: Bas Nieuwenhuizen <[email protected]>
Diffstat (limited to 'src/amd/common/ac_surface.h')
-rw-r--r--src/amd/common/ac_surface.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/amd/common/ac_surface.h b/src/amd/common/ac_surface.h
index 9fb09326d12..0c8a7b11380 100644
--- a/src/amd/common/ac_surface.h
+++ b/src/amd/common/ac_surface.h
@@ -70,6 +70,7 @@ enum radeon_micro_mode {
#define RADEON_SURF_OPTIMIZE_FOR_SPACE (1 << 25)
#define RADEON_SURF_SHAREABLE (1 << 26)
#define RADEON_SURF_NO_RENDER_TARGET (1 << 27)
+#define RADEON_SURF_FORCE_SWIZZLE_MODE (1 << 28)
struct legacy_surf_level {
uint64_t offset;