summaryrefslogtreecommitdiffstats
path: root/src/amd/addrlib/core
diff options
context:
space:
mode:
authorCarlos Xiong <[email protected]>2014-06-10 03:43:44 -0400
committerMarek Olšák <[email protected]>2017-03-30 14:44:33 +0200
commitd52e0bbfe6e7f3745a2193673c49e80b9f005123 (patch)
tree40279f58e7a962fcf25cb0b177cd23726bbcfcf7 /src/amd/addrlib/core
parent6c65f256e2e143914cec1326b35aa3b8d4622256 (diff)
amdgpu/addrlib: Change to compute TC compatible stencil info
Change the logic to compute tc compatible stencil info via depth's tileIndex instead of using depth's tileInfo. So the clients can get the stencil's tileInfo computed from macroModeTable. If the stencil tileInfo is same as depth tileInfo, then stencil is tc compatible; otherwise, stencil is not tc compatible. The current suggestion is to create another stencil buffer with the tc compatible tileInfo, use depth-to-color copy to decompress and tile convert the rendered stencil to tc compoatible stencil (And use the new stencil buffer to program TC).
Diffstat (limited to 'src/amd/addrlib/core')
-rw-r--r--src/amd/addrlib/core/addrlib.cpp2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/amd/addrlib/core/addrlib.cpp b/src/amd/addrlib/core/addrlib.cpp
index 1df693e5be5..b829eec474b 100644
--- a/src/amd/addrlib/core/addrlib.cpp
+++ b/src/amd/addrlib/core/addrlib.cpp
@@ -542,6 +542,8 @@ ADDR_E_RETURNCODE AddrLib::ComputeSurfaceInfo(
{
ADDR_ASSERT(!IsMacroTiled(localIn.tileMode));
}
+
+ pOut->macroModeIndex = macroModeIndex;
}
}