summaryrefslogtreecommitdiffstats
path: root/include
diff options
context:
space:
mode:
authorJordan Justen <[email protected]>2020-03-20 15:08:12 -0700
committerJordan Justen <[email protected]>2020-03-21 23:49:34 -0700
commit1c6ef0165f03a8e8c20a2c33a78584166a73487c (patch)
treea81de797fa90112e1393d3225f8543b813b15e66 /include
parentd9d549ff8837b488f76981f23fa56c42164ee683 (diff)
intel: Update TGL PCI strings
Ref: Bspec 44455 Cc: <[email protected]> Signed-off-by: Jordan Justen <[email protected]> Reviewed-by: Lionel Landwerlin <[email protected]>
Diffstat (limited to 'include')
-rw-r--r--include/pci_ids/iris_pci_ids.h10
1 files changed, 5 insertions, 5 deletions
diff --git a/include/pci_ids/iris_pci_ids.h b/include/pci_ids/iris_pci_ids.h
index 42e5d675828..863a8f429a0 100644
--- a/include/pci_ids/iris_pci_ids.h
+++ b/include/pci_ids/iris_pci_ids.h
@@ -1,9 +1,9 @@
-CHIPSET(0x9A40, tgl_gt2, "TGL GT2", "Intel(R) Graphics")
-CHIPSET(0x9A49, tgl_gt2, "TGL GT2", "Intel(R) Graphics")
+CHIPSET(0x9A40, tgl_gt2, "TGL GT2", "Intel(R) Xe Graphics")
+CHIPSET(0x9A49, tgl_gt2, "TGL GT2", "Intel(R) Xe Graphics")
CHIPSET(0x9A59, tgl_gt2, "TGL GT2", "Intel(R) Graphics")
-CHIPSET(0x9A60, tgl_gt1, "TGL GT1", "Intel(R) Graphics")
-CHIPSET(0x9A68, tgl_gt1, "TGL GT1", "Intel(R) Graphics")
-CHIPSET(0x9A70, tgl_gt1, "TGL GT1", "Intel(R) Graphics")
+CHIPSET(0x9A60, tgl_gt1, "TGL GT1", "Intel(R) UHD Graphics")
+CHIPSET(0x9A68, tgl_gt1, "TGL GT1", "Intel(R) UHD Graphics")
+CHIPSET(0x9A70, tgl_gt1, "TGL GT1", "Intel(R) UHD Graphics")
CHIPSET(0x9AC0, tgl_gt2, "TGL GT2", "Intel(R) UHD Graphics")
CHIPSET(0x9AC9, tgl_gt2, "TGL GT2", "Intel(R) UHD Graphics")
CHIPSET(0x9AD9, tgl_gt2, "TGL GT2", "Intel(R) UHD Graphics")