summaryrefslogtreecommitdiffstats
path: root/docs/relnotes/10.6.0.html
diff options
context:
space:
mode:
authorChad Versace <[email protected]>2015-05-05 19:05:32 -0700
committerChad Versace <[email protected]>2015-05-07 08:11:22 -0700
commitc636284ee8ee95bb3f3ad31aaf26a9512ec5006c (patch)
tree5c8fb49d221d1f82d065b523dfef0e61dc3b5c26 /docs/relnotes/10.6.0.html
parent2516d835b17563b097efa3a980c3b9b5e77d7f00 (diff)
i965/sync: Implement DRI2_Fence extension
This enables EGL_KHR_fence_sync and EGL_KHR_wait_sync. Below is the difference in piglit results, before and after this patch. No regressions and several tests improve from 'skip' to 'pass'. Out of EGL_KHR_fence_sync tests, two of the multithreaded tests skip; all other tests pass. cmdline: piglit run -p gbm -t sync tests/quick.py mesa: master@1ac7db0 piglit: 4069bec hw: Ivybridge | before after ------+------------- pass | 32 46 fail | 0 0 crash | 0 0 skip | 35 21 total | 67 67 v2: - Set fence->signalled = true in brw_fence_has_completed() too. Reviewed-by: Daniel Stone <[email protected]> Reviewed-by: Kenneth Graunke <[email protected]>
Diffstat (limited to 'docs/relnotes/10.6.0.html')
-rw-r--r--docs/relnotes/10.6.0.html4
1 files changed, 2 insertions, 2 deletions
diff --git a/docs/relnotes/10.6.0.html b/docs/relnotes/10.6.0.html
index fb1a928d948..b0042030901 100644
--- a/docs/relnotes/10.6.0.html
+++ b/docs/relnotes/10.6.0.html
@@ -60,8 +60,8 @@ Note: some of the new features are only available with certain drivers.
<li>GL_ARB_viewport_array, GL_AMD_vertex_shader_viewport_index on i965/gen6</li>
<li>GL_EXT_draw_buffers2 on freedreno</li>
<li>GL_OES_EGL_sync on all drivers</li>
-<li>EGL_KHR_fence_sync on freedreno, nv50, nvc0, r600, radeonsi</li>
-<li>EGL_KHR_wait_sync on freedreno, nv50, nvc0, r600, radeonsi</li>
+<li>EGL_KHR_fence_sync on i965, freedreno, nv50, nvc0, r600, radeonsi</li>
+<li>EGL_KHR_wait_sync on i965, freedreno, nv50, nvc0, r600, radeonsi</li>
<li>EGL_KHR_cl_event2 on freedreno, nv50, nvc0, r600, radeonsi</li>
<li>GL_AMD_performance_monitor on nvc0</li>
</ul>