1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
|
/**
* Runtime CPU detection
* (C) 2009 Jack Lloyd
*
* Distributed under the terms of the Botan license
*/
#include <botan/cpuid.h>
#include <botan/types.h>
#include <botan/loadstor.h>
#include <botan/mem_ops.h>
#include <stdio.h>
#if defined(_MSC_VER)
#include <intrin.h>
#endif
namespace Botan {
namespace {
void x86_cpuid(u32bit type, u32bit out[4])
{
out[0] = out[1] = out[2] = out[3] = 0;
#if defined(BOTAN_BUILD_COMPILER_IS_GCC)
#if defined(BOTAN_TARGET_ARCH_IS_X86)
asm("pushq %%ebx; cpuid; mov %%ebx, %%edi; popq %%ebx"
: "=a" (out[0]), "=D" (out[1]), "=c" (out[2]), "=d" (out[3])
: "0" (type));
#elif defined(BOTAN_TARGET_ARCH_IS_AMD64)
asm("pushq %%rbx; cpuid; mov %%ebx, %%edi; popq %%rbx"
: "=a" (out[0]), "=D" (out[1]), "=c" (out[2]), "=d" (out[3])
: "0" (type));
#endif
#elif defined(BOTAN_BUILD_COMPILER_IS_MSVC)
__cpuid(out, type);
#endif
}
u32bit get_x86_cache_line_size()
{
const u32bit INTEL_CPUID[3] = { 0x756E6547, 0x6C65746E, 0x49656E69 };
const u32bit AMD_CPUID[3] = { 0x68747541, 0x444D4163, 0x69746E65 };
u32bit cpuid[4] = { 0 };
x86_cpuid(0, cpuid);
if(same_mem(cpuid + 1, INTEL_CPUID, 3) && cpuid[0] > 2)
{
x86_cpuid(1, cpuid);
return 8 * get_byte(2, cpuid[1]);
}
if(same_mem(cpuid + 1, AMD_CPUID, 3))
{
x86_cpuid(0x80000005, cpuid);
return get_byte(3, cpuid[2]);
}
return 32; // default cache line guess
}
}
/*
* Call the x86 CPUID instruction and return the contents of ecx and
* edx, which contain the feature masks.
*/
u64bit CPUID::x86_processor_flags()
{
static u64bit proc_flags = 0;
if(proc_flags)
return proc_flags;
u32bit cpuid[4] = { 0 };
x86_cpuid(1, cpuid);
// Set the FPU bit on to force caching in proc_flags
proc_flags = ((u64bit)cpuid[2] << 32) | cpuid[3] | 1;
return proc_flags;
}
u32bit CPUID::cache_line_size()
{
static u32bit cl_size = 0;
if(cl_size)
return cl_size;
cl_size = get_x86_cache_line_size();
return cl_size;
}
}
|
