diff options
author | lloyd <[email protected]> | 2010-06-21 19:27:20 +0000 |
---|---|---|
committer | lloyd <[email protected]> | 2010-06-21 19:27:20 +0000 |
commit | 89ae6f4bc2ff25dc5625875e0cb57b78b28a0b6e (patch) | |
tree | 2e3e85fdefbd8d21ebab223a3947f34b890fdddc /src/utils | |
parent | ce14ac149a3b3bf70b3554aeefcdb9de5976da34 (diff) |
Doxygen
Diffstat (limited to 'src/utils')
-rw-r--r-- | src/utils/cpuid.h | 18 |
1 files changed, 9 insertions, 9 deletions
diff --git a/src/utils/cpuid.h b/src/utils/cpuid.h index a41e932fb..dbac89455 100644 --- a/src/utils/cpuid.h +++ b/src/utils/cpuid.h @@ -18,15 +18,6 @@ namespace Botan { class BOTAN_DLL CPUID { public: - enum CPUID_bits { - CPUID_RDTSC_BIT = 4, - CPUID_SSE2_BIT = 26, - CPUID_SSSE3_BIT = 41, - CPUID_SSE41_BIT = 51, - CPUID_SSE42_BIT = 52, - CPUID_INTEL_AES_BIT = 57 - }; - /** * Return a best guess of the cache line size */ @@ -73,6 +64,15 @@ class BOTAN_DLL CPUID */ static bool has_altivec(); private: + enum CPUID_bits { + CPUID_RDTSC_BIT = 4, + CPUID_SSE2_BIT = 26, + CPUID_SSSE3_BIT = 41, + CPUID_SSE41_BIT = 51, + CPUID_SSE42_BIT = 52, + CPUID_INTEL_AES_BIT = 57 + }; + static u64bit x86_processor_flags(); }; |